

# Register Management with CSRSpec<sup>™</sup> and CSRCompiler<sup>™</sup>

## **1** An Introduction

The CSRSpec<sup>™</sup> language and the CSRCompiler<sup>™</sup> system together form an information processing system to manage the register specification of a design. The high-level architectural view of the register information is the address map. The address map specifies the address of software accessible registers in a design. The address map also includes information about the position of fields within the registers. The complete register specification also includes implementation information about the function of the fields and registers and any side-effects due to software accesses. A diagram of an address map is given in Figure 1. "Address Map".

#### Figure 1. Address Map



The address map can also be hierarchical. One address map can include several other address maps. In an implementation with several blocks, each block can have its own address map. These block level address maps can be included in a higher-level hierarchical address map. An example of a hierarchical address map is given in Figure 2. "Hierarchical Address Map".

The implementation of each address map includes an address decoder. The top-level address map includes an address decoder that decodes the transaction to determine to which lower level address map will receive the transaction. The implementation of the lower level address map will decode the transaction to the specific register that is addressed by the transaction.



#### Figure 2. Hierarchical Address Map

Chip Level Address Map



## **1.1** Whole team uses the address map information

From a single source the entire design team has access to the address map information. Theinformation is provided in many views. Each team member can access the information in the format required. The RTL designer is provided with the synthesizable RTL implementation of the address map including the bus interface with address decode, the registers, and the fields. The design verification engineer is provided with header files or classes used to access the fields in a verification environment. The software engineer is provided with the header files and hardware abstraction layer to provide driver access to the registers. The technical writing team is provided with the detailed reference document for internal and external distribution with tables for the addresses, register layout, and field function. The whole team benefits from automatically generated dynamic Web pages with the address map information. An example of the views provided is given in Figure 3. "Single Source for Multiple Views" .



#### Figure 3. Single Source for Multiple Views



#### **1.2** CSRCompiler Inputs

The CSRCompiler can accept several single source inputs to provide the required views. These inputs include CSRSpec, SystemRDL, IP-XACT XML, and others. This section will give a brief introduction to CSRSpec.



**Total Register Automation** 

An example of the CSRSpec language is given in Figure 4. "Example CSRSpec File". The CSRSpec language allows a designer to specify the architecture in a text file. This input method has the power to handle very large and complex designs. The language allows the designer to create architectural templates to support design reuse with the project and among many other projects.

#### Figure 4. Example CSRSpec File

🗒 ecc.csr - WordPad	×								
<u>File Edit View Insert Format H</u> elp									
	^								
// Address map with ECC register group									
addressmap { nronerty title = "Chin With ECC Addressman":									
property description =									
"This example address map has an ECC register group.";									
property addressmap_bus_protocol = "Wishbone_3b";									
register {									
field {									
property title = "VPN Pass Through Enable";									
property description =									
"When this bit is asserted VPN packets"									
" are forwarded. When is bit is deasserted VPN packets"									
" are blocked.";									
<pre>} [0] vpn_passtnrougn_enable; } chin config:</pre>									
, omp_comrs,									
ecc_mem_reg_group_template									
pckt_mem_regs(									
memory_name="Packet Buffer",									
address_bitwidth = 14									
);									
For Help, press E1									



**Total Register Automation** 

## 2 **CSRSpec Introduction**

The CSRSpec language provides a single source for specifying the address map architecture of a design. The language supports a data model that includes hierarchical address maps, registers, and fields. Each object can also have a set of properties that document or specify the behavior of the object. CSRSpec has a provision for object templates to provide consistent, reusable, and parameterizable architectural definitions.

## 2.1 CSRSpec Addressmap Object

The CSRSpec language provides a container object for address maps. This container is specified with the keyword addressmap. The implementation of an address map contains the bus interface, address decode, registers, and fields. The RTL implementation of an address map is a Verilog module or a VHDL entity. An address map is represented in a C header file as text macros for the address and offsets for its members and as a struct. An example of a CSRSpec addressmap is given in Figure 5. "CSRSpec Address Map Object".







**Total Register Automation** 

## 2.2 CSRSpec Register Object

The CSRSpec language provides the register container object for registers. A register has an address and contains fields. A register can be accessed in one transaction by software. The RTL implementation of a register is a concatenation of the fields with zeros provided for undefined positions. A register is represented in a C Header file as a set of text macros providing the reset values and as a member of a struct. An example of a register is given in Figure 6. "CSRSpec Register Object".

#### Figure 6. CSRSpec Register Object





**Total Register Automation** 

## 2.3 CSRSpec Field Object

The CSRSpec language provides the field object to represent a register field. A field is a single bit or a consecutive group of bits that provide a single function. A field has a position within a register. The RTL implementation of a field depends on the specific architecture of the field and any optional properties that may affect the function of the field. A field is represented in a C header file as a group of text macros that provides the position, reset value, masks, and access macros. An optional representation is a bitfield declaration in the struct for the register. An example of a CSRSpec field is given in Figure 7. "CSRSpec Field Object".

#### Figure 7. CSRSpec Field Object





**Total Register Automation** 

## 2.4 CSRSpec Properties

The CSRSpec language provides properties for the objects. Some basic properties are documentation title and description and field or register resetvalue.

## 2.4.1 CSRSpec title Property

In the CSRSpec language, each object can have a title for documentation. This property is specified in the CSRSpec input file and propagates to the automatically generated web pages and documentation files. An example of a title property is given in Figure 8. "CSRSpec title Property".

#### Figure 8. CSRSpec title Property





**Total Register Automation** 

#### 2.4.2 CSRSpec description Property

The CSRSpec language provides a description property for all objects. The description propagates out to the automatically generated web pages and documentation files. Two characters have special meaning in a description. A newline character is converted into a paragraph break. A tab character remains tab and follows the tab settings of the output file. An example of the description property is given in Figure 9. "CSRSpec description Property".

#### Figure 9. CSRSpec description Property





**Total Register Automation** 

#### 2.4.3 CSRSpec reset\_value Property

The CSRSpec language provides field and register object with a reset\_value property. In the implementation the reset value becomes the value forced into the field when the reset is asserted. The reset value is also propagated to the header files, automatically generated web pages, and documentation files. When a reset\_value is specified for a register object, the fields of theregister inherit the appropriate bits of the reset\_value. An example of the reset\_value property is given in Figure 10. "CSRSpec reset\_value Property".

#### Figure 10. CSRSpec reset\_value Property





**Total Register Automation** 

## 2.5 CSRSpec Templates

The CSRSpec languages provides object templates. These templates provide a way to reuse an architectural definition in a parameterizable way. There can be templates for address maps, registers, and fields. Templates provide a way to have a consistent set of architectures throughout the design. When templates are used, the software team will see a more consistent view of the firmware interface to the hardware, and, they will be able to leverage the software across the design. An example of a template for a group object is given in Figure 11. "CSRSpec Template Example". A group is a collection of related registers or other smaller groups.

#### Figure 11. CSRSpec Template Example



## 2.6 SystemRDL Input

The CSRCompiler can read and write SystemRDL files. The set of objects represented by SystemRDL is very similar to CSRSpec. The SystemRDL addrmap, regfile, reg, and field objects map to CSRSpec addressmaps, groups, registers, and fields. An example of a SystemRDL file is given in Figure 12. "SystemRDL Example".



#### Figure 12. SystemRDL Example



## 2.7 IP-XACT XML Input

The CSRCompiler can read and write IP-XACT XML files. IP-XACT provides a wealth of information for IP cores. Included in the IP-XACT file are tags for register information. IP-XACT addressblock, register, and field map to CSRSpec addressmap, register, and field. An example of an IP-XACT file is given in Figure 13. "IP-XACT Example".



#### Figure 13. IP-XACT Example



## 2.8 Speadsheet Input

The CSRCompiler can read data from common spreadsheet applications like Microsoft Excel. Each row of the spreadsheet represents one object in the register architecture, and, each column represents a



**Total Register Automation** 

property of the object. The first row of the spreadsheet contains the titles of the columns. The column title specifies which property is contained in the column. The columns may be in any order. An example of a spreadsheet to define the register architecture is given in Figure 14. "Spreadsheet Input example".

#### Figure 14. Spreadsheet Input Example

Microsoft Excel - ecclegacy5.csv										
:e	<u>File Ed</u>	it <u>V</u> iew	Insert Formal	: <u>T</u> ools <u>D</u> ata !	<u>W</u> indow <u>H</u> elp	Ado <u>b</u> e P	DF	_ 8 ×		
_	A		Addres	5	E	E	C	· · · · ·		
1	Addrooo	Desition	Title	Identifier	Tuno	Access	Beest Volue	Description		
-	Address	Fusition	FCC logocy		addrocomon	Access	Reset value	Description		
2	0~0		chin config	chin config	rogistor					
A	0.00	101	cmp_comg	vnn_nocethrough	configuration	DAV	0.0	When this		
5	0.780	[0]	Packet Buffer	occ ontri rog	register	NV VV	0.0	This registe		
6	0,00	(11	i acket Dullei	dian on	configuration	PAN/	nvn	This legiste		
7		101		correct en	configuration	RAN		This bit ens		
8	0x82	[0]	Packet Buffer	ecc int rea	register	ISCAY	0,00	This registe		
q	0,02	[1]	i deiter Daller	she int	interrunt	RCAN		Set when a		
10		101		mhe int	interrunt	RCAN		Set when a		
11	0x98	(e)	Packet Buffer	ecc int en rea	register			This registe		
12		[1]		she int en	configuration	RAV		Enables sit		
13		101		mbe int en	configuration	RAW		Enables mi		
14	0x9a	1-1	Packet Buffer	ecc err addr rec	register	internet.		This registe		
15	1700 1010200	[13:0]		address	configuration	R/W		This field ci		
16	0x9c	20 20	Packet Buffer	diag cntrl reg	register			This registe		
17		[15]	<u>í</u>	initiate	configuration	R/W		When this		
18		[14]		read	configuration	R/W		If this bit is		
19		[13:0]		diagnostic addre	configuration	R/W				
20	0x9e		Packet Buffer	ecc_bits_reg	register			This registe		
21		[7:0]		ecc_bits	configuration	R/W	0x00	This registe 🤜		
H + + H ecclegacy5/										
Read	ły	- 2005 - 20	2		-31.5		NUM			

## 2.9 RTL Implementation

The CSRSpec language provides enough detail to create a synthesizable RTL implementation of the address map. The CSRCompiler can generate both Verilog and VHDL versions of the RTL implementation. The RTL implementation for an address map includes the software transaction bus slave interface, one-hot address decode, field read and write controls, field storage elements, field ports, field hardware function, field software semantics, read multiplexer, and error detection. The details of the



implementation are controlled by the property values in the CSRSpec file. A diagram of the RTL implementation is given in Figure 15. "CSRSpec RTL Implementation Diagram







Total Register Automation

# White Paper

# 3 Conclusion

We have explored the details of how to use the CSRSpec language and CSRCompiler to reliably implement the address map and associated collateral. Semifore focuses exclusively in this area. We are well-known for supporting the implementation of a known-good and well documented interfaces between the hardware and software for complex designs.

We welcome the opportunity to discuss the needs of your design team and how we can help them be more productive. CSRCompiler creates a solid design foundation, allowing the design team to innovate with confidence.

Please contact us if you'd like to explore the possibilities.

Semifore, Inc. 1000 Elwell Court, Suite 150B Palo Alto CA, 94303 (650) 960 0200 sales@semifore.com www.semifore.com

Semifore, CSRCompiler, CSRSpec, and the Semifore logo are trademarks of Semifore, Inc. All other trademarks are the property of their respective owners.