SambaNova SN10 RDU: Accelerating Software 2.0 with Dataflow

Raghu Prabhakar, Sumti Jairath 8/24/2021



Safe Harbor Statement

The following is intended to outline our general product direction at this time. There is no obligation to update this presentation and the Company's products and direction are always subject to change. This presentation is intended for information purposes only and may not be relied upon for any purchasing, partnership, or other decisions.



SambaNova Systems[®] Cardinal SN10 RDU



• First Reconfigurable Dataflow Unit (RDU)

• TSMC 7nm

- Taped Out first half of 2019
- 40B transistors, 50 Km of wire

• 640 Pattern Compute Units

- o >300 BF16 TFLOPs
- BF16 with FP32 accumulation
- Also supports FP32, Int32, Int16, Int8 data formats

• 640 Pattern Memory Units

- >300 MB on-chip memory
- 150 TB/s on-chip memory bandwidth
- Memory transformation operations



Scalable performance for training and inference

- DataScale SN10-8R
 8x RDU in Quarter Rack
- 12 TB Memory
 48 DDR4-2667 Channels
- Host and RDU-RDU
 Communication

 32 PCIE-Gen4 x16 Links



Up to 38x more memory than conventional systems



SambaFlowTM Software

Graph Entry Points

- Write to OSS ML frameworks or user's graph
- Push-button automation path

API Entry Point

- User programs to DSL
- Mix of manual and automatic





SambaFlow Produces Highly Optimized Dataflow Mappings





Machine Learning Today: Software 2.0



SampaNova[®]

Evolving Nature of Computational Models



Software 1.0

- Programmer input: code (C++, etc.)
- Solution encoded in composed algorithms
- Deterministic computations
- Only has a single correct result

Software 2.0

- Programmer input: training data
- Solution encoded in trained weights
- Probabilistic models
- Results need only be statistically correct



Yesterday's Goldilocks Zone is Constraining Progress





Dataflow Exploits Data Locality and Parallelism



- Dataflow captures data locality and parallelism abundant in Software 2.0
- Flexible scheduling in space and time for higher utilization
- Flexible memory system and interconnect to sustain high compute throughput
- Build custom dataflow pipeline



Cardinal SN10: Chip and Architecture Overview



- TILE: Sea of programmable compute and memory components in a programmable interconnect
- Tile resource management: Combined or independent mode
 - Combined: Combine adjacent to form a larger logical tile for one application
 - Independent: Each tile controlled independently, allows running different applications on separate tiles concurrently.
- Direct access to TBs of DDR4 off-chip memory
- Memory-mapped access to host memory
- Scale-out communication support



Cardinal SN10: Tile







Cardinal SN10: PCU



- Pattern Compute Unit: SN10's compute engines
- **Reconfigurable SIMD data path** for efficient dense and sparse tensor algebra in FP32, BF16, and integer formats
- Programmable Counters to efficiently
 program loop iterators
- **Tail unit** accelerates common functions like exp, sigmoid



Cardinal SN10: PMU



- Pattern Memory Unit: SN10's on-chip memory system
- **Banked SRAM arrays** to write and read multiple high-bandwidth SIMD data streams concurrently
- Address ALUs for high throughput address calculation for arbitrarily complex accesses
- **Data Align** units for high throughput Tensor layout transformations like transpose



Cardinal SN10: Switch and On-chip Interconnect

•



- Switch: SN10's programmable packetswitched interconnect fabric
- Independent Data and Control buses to suit different traffic classes inherent in real applications
- **Programmable Routing** for flexible onchip bandwidth allocation to concurrent streams
- **Programmable Counters** to implement outer loop iterators, on-chip metric collection



Cardinal SN10: AG & CU



- Address Generation and Coalescing Units: SN10's interface to IO subsystem
- Address ALUs for high throughput address calculation for arbitrarily complex accesses
- Coalescing Units to enable transparent
 access to memories across RDUs and host
 memory
- Address space management using
 programmable, variable length **segments**



Programming ModelSOFTMAX:Softmax $(x_i) = \frac{\exp(x_i)}{\sum_j \exp(x_j)}$



Ο



Example: Softmax

SOFTMAX:

$$ext{Softmax}(x_i) = rac{\exp(x_i)}{\sum_j \exp(x_j)}$$







Example: Softmax

SOFTMAX:

$$ext{Softmax}(x_i) = rac{\exp(x_i)}{\sum_j \exp(x_j)}$$







Example: LayerNorm, Pipelined in Space





Example: LayerNorm, Pipelined in Space + Fused





Example: LayerNorm, Hybrid Space + Time Execution





Spatial Dataflow Within an RDU

CONVOLUTION GRAPH







SpMM Within Application – Kernel fusion



- Accurate modeling of intra-molecular interactions using SpMM + NN
- Representation of atom interactions:
 Sparse CSR-like format





Sparse Matrix Multiply on RDU







Hierarchical parallel pattern Dataflow

Natural ML execution model, Communication-efficiency, Ease-of-use

Spatial Dataflow Architecture

Terabyte sized models

Large embeddings, True-resolution, Flexible batch-size

Sparsity Graph based neural networks

Flexible mapping Model and data parallelism

Data processing SQL in inner loop of ML training



Dataflow Architecture for Terabyte Sized Models







SambaNova Systems Flexibility to Support Key Scenarios 4 RDU deployment examples



4) Compiler Driven Application Scale-Up





DataScale Systems Scale-Out

DataScale SN10-8R: Scalable performance for training and inference



DataScale MP/DP Scale-Out



Train Large Language Models, Without Code Changes 1T parameter NLP training with a small footprint and programming ease



https://arxiv.org/pdf/2104.04473.pdf



Train with 4k to 50k Convolutions, Without Code Changes SambaNova trains true-resolution Computer Vision models effortlessly





Enabling High-Resolution Full-Image Pathology





World Record Accuracy High-Res Convolution Training Out of the box world record accuracy

1



90.23%

Accuracy

IEEE Xplore®

EDITORS: Volodymyr Kindratenko, kindr@ncsa.uiuc.edi Anne Elster, anne.elster@gmail.com

DEPARTMENT: NOVEL ARCHITECTURES

Accelerating Scientific Applications With SambaNova Reconfigurable Dataflow Architecture

Murali Emani ^Q, Venkatram Vishwanath, Corey Adams, Michael E. Papka, and Rick Stevens, Argonne National Laboratory, Lemont, IL, 60439, USA

0.9 0.8 0.7 0.6 0.5 0.4 0.3 RDU | bs64 | Image:1280x2048 | Ir3e-4 | Adaptive tiling 0.2 GPU | bs64 | Image:640x1024 | lr3e-4 0.1 0

World Record CosmicTagger Training Accuracy



SambaNova Systems: AI for Science

Accelerating scientific applications

DFT



Finite Difference



The base algorithm for HPC

Public sector, energy, BFSI, manufacturing, automotive, pharma, biomed

Differential equation approximation

Heat transfer, stress/strain mechanics, fluid dynamics

Molecular Modeling



Molecular energies modeling

Materials science, chemistry, molecular biology, drug design

These Problems Are All Dataflow



Surpassing State-of-the-Art Accuracy and Performance with Dataflow





Learn More About Dataflow!

Visit the product pages



https://sambanova.ai/products/dataflow-as-a-service/



https://sambanova.ai/products/datascale/

Download the RDA whitepaper



https://sambanova.ai/wp-

content/uploads/2021/06/SambaNova_RDA_Whitepaper_English.pdf

We are hiring!

Stay up to date on the latest





